Formation of Silicon Nanowires by CVD Using Gold Catalysts at Low Temperatures

Hiroshi Suzuki, Hiroshi Araki, Masahiro Tosa and Tetsuji Noda

National Institute for Materials Science, Tsukuba, 305-0047, Japan

Silicon nanowires (SiNWs) on a {100} silicon wafer coated with a gold film were formed by thermal cracking of disilane at 473–573 K. The SiNWs were single-crystalline with 10–100 nm in diameter and a (111) crystal orientation. The optimum conditions for obtaining long SiNWs that are several hundred μm long include a disilane flow rate of 0.017 cm$^3$/s, an argon gas flow rate of 0.33 cm$^3$/s, and a total pressure of 0.67 kPa. The low-temperature formation of SiNWs was explained by lowering the melting point of Au–Si eutectic particles. Self-wiring of SiNWs between gold square dots placed 15 μm from each other was successfully conducted. [doi:10.2320/matertrans.MRA2007059]

(Received March 8, 2007; Accepted May 23, 2007; Published July 19, 2007)

Keywords: silicon, nanowire, chemical vapor deposition processes, disilane, wiring

1. Introduction

One-dimensional nanowires are receiving attention from the viewpoint of their application to micro-sized devices as well as their physical and chemical properties, which differ from those of bulk materials. Silicon nanowires (SiNWs) are considered attractive for micro-electronics, optoelectronics, micro-chemical sensors, and micro-component devices due to their quantum confinement effects and peculiar structures with a high aspect ratio in nanosize. SiNWs have been formed using various methods, such as laser ablation, thermal evaporation, solid reaction, and chemical vapor deposition (CVD). In order to apply SiNWs to electronics devices is how the nanowires are formed at low temperatures so that the circuits are not damaged by heating. SiNWs have been thus tried to grow at low temperatures by utilizing metal catalysts, such as gold, nickel, and iron, whose alloys with silicon have low eutectic temperatures. Recently, nickel silicide wires were synthesized at 593 K using silane gas. However, the synthesis of SiNWs at further lower temperatures is necessary so that even non-crystalline substrates, such as plastics and glass, can be utilized in electronic devices. Regarding the wiring of nanowires for certain devices, several efforts to form nanowires directly on specific structures have been made for SiNWs, nickel silicide wire, and carbon nanotubes, among others. For the wiring of SiNWs, SiNWs bridges were formed between two vertical silicon sidewalls at a distance of 2–15 μm. However, the formation of SiNWs on the designed patterns must be controlled for realizing nanowire devices.

In the present study, the synthesis and self-wiring of SiNWs between arrayed gold particles using disilane decomposition by CVD below 573 K were attempted.

2. Experimental Procedures

2.1 Preparation of materials

Silicon nanowires were grown on 4 mm × 5 mm × 0.5 mm {100} silicon wafers coated with gold and {100} silicon-on insulator wafers (SOI wafers). The structure of an SOI wafer is made up of a silicon layer bonded on an oxidized silicon single-crystal wafer. SOI wafers with silicon square dots (3μm square by 2μm high) placed at 15 μm intervals on a 2 μm-thick SiO$_2$ layer were obtained from NTT-AT Co. The top surface of the dots was then covered with gold of approximately 2 μm thickness by sputtering. The gold and SiO$_2$ layers on the silicon surface, but not the dots, were removed by etching in a 0.1 M KOH solution. The schematic silicon dot pattern is shown in Fig. 1. The substrates with gold dots were mainly used for the wiring experiments of SiNWs. Another rectangular substrate of a {100} silicon wafer (5 mm in length and 0.5 mm in width) covered with ca. 2 nm-thick gold film was also prepared to optimize the growth conditions of SiNWs. That substrate had a single 15 μm-wide groove in the center of the sample; thus, it was confirmed that SiNWs had bridged the groove. The substrate...
was placed into a stainless tube inside a vacuum chamber so that the flow of reactant gas could be controlled. After evacuating the chamber up to $1 \times 10^{-5}$ Pa, the substrate was heated at fixed temperatures. A 10% Si$_2$H$_6$ gas diluted with H$_2$ and argon gas were then introduced into the chamber. The disilane and argon gases were run at constant rates ranging from 0.0083 to 0.033 cm$^3$/s and 0.33 to 1.7 cm$^3$/s, respectively. The total pressure was set at 0.013–0.67 kPa. The temperature of the samples was kept at 423–573 K for 300–1200 s. After heating, the samples were examined with SEM, EDS, and TEM.

3. Results

3.1 SiNW formation

SiNWs were formed on a silicon wafer coated with gold by changing the temperature of the substrate as well as the flow rates and pressure of the reactant and dilution gases to determine the optimum formation condition. The effect of the temperature on the formation of SiNWs is shown in Fig. 2. In these figures, the flow rates of Si$_2$H$_6$ and Ar are controlled at 0.017 cm$^3$/s and 0.33 cm$^3$/s, respectively, and the total pressure is set at 0.67 kPa. The heating time was set at 0.013–0.67 kPa. The temperature of the samples was kept at 423–573 K for 300–1200 s. After heating, the samples were examined with SEM, EDS, and TEM.

![Fig. 2](image1.png)

**Fig. 2** Effect of the temperature on the morphology of silicon deposition. The flow rates of disilane and argon gases and the total pressure are 0.017 cm$^3$/s, 0.33 cm$^3$/s, and 0.67 kPa, respectively. The arrows indicate the gas flow directions.

3.2 Wiring of SiNWs

The self-wiring of silicon nanowires between dots was attempted under the optimum experimental conditions. The optimum flow rates and pressure conditions for the growth of longer silicon nanowires were 0.017 cm$^3$/s of Si$_2$H$_6$, 0.33 cm$^3$/s of Ar, and 0.67 kPa of the total pressure at 473 K–573 K in the present experimental system. The diameter and length of the nanowires ranged from 10 to 100 nm and from around 10 μm to several hundred μm, respectively. The typical microstructure of SiNWs analyzed by TEM is shown in Fig. 4. The SiNWs were formed for 300 s at 523 K under the above optimum gas flow and total pressure conditions. The SiNWs shown in Fig. 4(a) are almost single crystals with a {110} surface and grew in a $\langle 111 \rangle$ direction. As is already described, gold particles on the substrate play the role of catalysts in the growth of SiNWs. In Fig. 4(b), silicon nanowires with a gold particle on the top are clearly observed.

3.2 Wiring of SiNWs

The self-wiring of silicon nanowires between dots was attempted under the optimum experimental conditions.
described in the previous section. Figure 5 shows the result of the wiring experiment of silicon nanowires between gold dots. The wires were formed at 0.017 cm$^3$/s of silane gas and 0.33 cm$^3$/s of Ar gas at a total pressure of 0.67 kPa at 569 K. The distance between gold dots was set at 15 μm. The nanowires grew in various directions from one 3 μm-square gold dot. However, the growing direction of SiNWs tended to be along the gas flow direction as nanowires extended. Several nanowires finally reached other gold dots. When the distance between the dots was reduced, more complicated wiring occurred.

4. Discussion

4.1 SiNW formation at low temperatures

In the present study, silicon particles formed even at 423 K, and silicon nanowires grew at temperatures lower than 523 K.

As is already reported, gold particles assist in the growth of SiNWs. The growth of SiNWs is explained by the vapor–liquid–solid (VLS) mechanism. Silane is decomposed to form a liquid Au–Si eutectic on Au particles at low temperatures. According to the phase diagram of Au–
Si, the solubility of Si in solid Au is negligibly small. Pure silicon then precipitates at the liquid–solid interface. Since the eutectic temperature of Au–Si is 636 K, SiNWs can be formed at temperatures lower than the Si and Au melting points. The molten point of metals has been reported to decrease, both experimentally and theoretically, when the sizes of the metals are decreased. The surface energy at the liquid–solid interface contributes to the melting temperature of metal droplets. Considering that the liquid phase is thermodynamically equilibrated with the solid one, the lowering of the melting point, \( \delta T \), with the size of the droplet is given by Takagi as

\[
\delta T = 2\sigma / (\rho \cdot L \cdot r),
\]

where \( \sigma \) is the interfacial energy, \( T_0 \), the melting point of the bulk metal, \( \rho \), the density of the metal, \( L \), the latent heat of fusion, and \( r \), the radius of the droplet. In the present case, solid silicon precipitates from the Au–Si liquid phase. Assuming interfacial surface energy of 1.2 J/m\(^2\) for the \{111\} plane of silicon, a latent heat of fusion of 59.38 kJ/kg for the eutectic, and a \( T_0 \) of 636 K, Eq. (1) is expressed as follows:

\[
\delta T \approx 1.4 \times 10^3 / r \text{ (nm)}.
\]

The \( \delta T \) for the present case can be estimated to be 30–140 K for 10–100 nm. It is then likely that the melting point of the Au–Si eutectic nanoparticles is reduced to around 473 K.

In the present discussion, a simple model that assumes a small sphere of solid silicon that contacts the liquid phase is discussed. Since no interfacial energy data on a Au/Si eutectic droplet have been reported, only the surface energy of solid silicon was used and assumed to be constant independently on the size of the droplet. For the growth of SiNWs from a Au/Si droplet, the liquid–solid interfacial tension between the Au/Si liquid and the solid silicon contacting the droplet, the surface tension of the Au/Si droplet, and the surface tension of the solid silicon should be considered. The surface energy of the small eutectic droplet depends on the physical properties, such as the vapor pressure and internal pressure of the droplet. Further study, especially on the physical properties of nanosized liquid droplets and solids, will be needed to examine the SiNWs growth mechanism at low temperatures more precisely. As seen in Fig. 2(a), silicon deposited even at 423 K. Silane gases are widely used by CVD and plasma CVD as sources to form silicon films. Several thermochemical data of Si\(_2\)H\(_6\) have been reported. The free energy, \( \Delta G \), for the silicon formation reaction,

\[
\text{Si}_2\text{H}_6 \rightarrow 2\text{Si} + 3\text{H}_2,
\]

can be estimated as \(-142\) kJ/mol at 400 K and \(-126\) kJ/mol at 298 K. This result supports the idea that silicon decomposition from Si\(_2\)H\(_6\) thermodynamically occurs at the present experimental temperatures even lower than 423 K.

4.2 Wiring of SiNWs

As seen in Figs. 3 and 5, several silicon nanowire bridgings between gold dots were successful. The distance of approximately 15 \( \mu \)m between dots was sufficient for wiring. However, silicon nanowires were radially produced from 3 \( \mu \)m-square gold dots and most nanowires extended in different directions against the gas flow direction. The growth direction of the SiNWs tended to be parallel to the gas flow direction with increasing the length, as shown in Fig. 3. However, the crystal growth direction was \{111\} in the present experiment as indicated in Fig. 4. The same crystal growth direction of SiNWs was also observed in other experiments to form SiNWs using the thermal evaporation of Si powders. These results indicate that the crystal growth direction of SiNWs should be considered and the wiring could not be controlled by the gas flow direction alone. Since one 3 \( \mu \)m-square dot on the substrate shown in Fig. 5 contains around 4000–10,000 gold particles, assuming a particle size of 10–50 nm, it will be necessary to reduce the size of the dots to limit the number of gold particles. Furthermore, it will be necessary for the silicon \{111\} surface area size to correspond to one eutectic droplet size to fully control the growth direction of SiNWs. A finer lithography process will be required for the substrates.

5. Conclusion

SiNW formation at temperatures below 573 K and wiring between gold dots by SiNWs using disilane cracking reaction were attempted. The following conclusions were derived.

1. Crystalline SiNWs with 10–100 nm in diameter were formed on a \{100\} silicon wafer coated with a gold film even at 473 K using disilane. The typical crystal growth direction of the SiNWs was \{111\}.

2. The nanowire thickness and length depended on the flow rate and pressure. Wires of several hundred nm long were formed at a low disilane flow rate of 0.33 cm\(^3\)/s and a relatively high total pressure of 0.67 kPa. The growth direction of the SiNWs tended to be parallel to the flow direction of the reactant gas with increasing the length.

3. The low-temperature formation of SiNWs was explained by lowering the melting point of the Au–Si eutectic.

4. Self-wiring by silicon nanowires between gold square dots placed 15 \( \mu \)m from each other was successfully conducted.

Acknowledgements

This study was financially supported by the Budget for Nuclear Research of the Ministry of Education, Culture, Sports, Science, and Technology on the basis of screening and counselling by the Atomic Energy Commission.

REFERENCES

5. J. D. Holmes, K. P. Johnston, R. C. Doty and B. A. Korgel: Science 287...